


# First International Conference on Semiconductor Materials packaging, AI&ML, Reconfigurable VLSI Architectures for IoT, Future Communication Technologies (SMART-2024)

Conference Dates: **19 - 20 September 2024**

**B V RAJU INSTITUTE OF TECHNOLOGY**  
**Department of Electronics and Communication Engineering**  
 Vishnupur, Narsapur, Medak District, Telangana  
<http://smart2024.bvrit.ac.in/>



### About the Conference

The International Conference on Semiconductor Materials Packaging, AI&ML, Reconfigurable VLSI architectures based IoT, Future Communication Technologies (**SMART-2024**) is aligned with the targets of **India Semiconductor Mission (ISM)** to provide a platform for researchers, academicians, industry experts, and practitioners to exchange ideas, present research findings, and discuss emerging trends and challenges in the specified fields. **SMART-2024** seeks to foster collaboration, innovation, and knowledge dissemination by bringing together experts and stakeholders from diverse backgrounds to address key Issues and explore new research directions. Key features of SMART-2024 include comprehensive coverage of topics, distinguished keynote speakers, paper presentations for scholarly discussions, specialized workshops and tutorials for hands-on learning, and ample networking opportunities for professional connections. The conference targets a diverse audience including researchers, academicians, scientists, engineers, technologists, industry professionals, students, policymakers, and other stakeholders interested in VLSI, IoT, AI-ML, communication systems, semiconductor packaging, hetero architecture devices, and Nano materials.

### Conference Highlights:

- Keynote Talks
- Oral Presentation
- Online Presentation
- Poster Presentation
- Industry Exhibits

### Chief Patron

**Sri K V Vishnu Raju**  
Chairman, SVES

### Patrons

**Sri Ravichandran Rajagopal**  
Vice Chairman SVES  
**Sri Aditya Vissam**, Secretary, SVES


### Key Dates

Call for Papers	20th March 2024
Submission Deadline	31st Aug 2024
Acceptance Notification	01st Sept 2024
Early Bird Registration	5th Sept 2024

### Registration

Academicians	INR 8,500
Students/ Research Scholars	INR 6,500
Industry Participants	INR 10,000
International Participants	USD 150

### Conference Tracks



VLSI & IoT

Communication

Devices & circuits



Semiconductor Packaging

AI & ML

Nano Materials

### About the Institute

B V Raju Institute of Technology (BVRIT) was established by the eminent philanthropist (Late) Padmabhushan Dr. B.V. Raju under the aegis of Sri Vishnu Educational Society (SVES) in the year 1997. BVRIT was granted UGC – Autonomous Status from the year 2014. The Institute is also duly approved by the AICTE and the Government of Telangana State and is affiliated to JNTU, HYDERABAD. CSE, IT, ECE, EEE, Chemical, Mechanical, and Civil Engineering branches in BVRIT are accredited by NBA. BVRIT is accredited by NAAC with an A+ grade.

This institution is also looked after by a body of distinguished professionals from IITs, engineering and government sectors, led by Sri K. V. Vishnu Raju garu. He is a graduate in Chemical Engineering from REC, Trichy and a postgraduate from Michigan Technological University, USA. The purpose of establishing BVRIT was to provide quality technical education in a perfect ambiance for the all-round development of a student. Under the hegemony of our Chairman, Sri K. V. Vishnu Raju, BVRIT made a quantum leap in its reputation for its best teaching-learning practices, high-quality intake, excellent infrastructure facilities, the highest number of placements, etc.



### About the Department

Department of ECE, BVRIT was established in the year 1999 with the motive of imparting state-of-the-art and facilitating quality education, training, and research in the field of Electronics and Communication Engineering and allied areas. The Department is well equipped with sophisticated special laboratories in the areas of embedded systems, Digital Signal Processing, VLSI design, Robotics, Advanced Communications and Artificial Intelligence, and Machine Learning. Conduction of skill development programs and industry-supported training/workshops in the Department has broadened the opportunities for students and professionals to develop core subject knowledge which is duly complemented by leadership training interventions, thereby helping the students to make a mark in the global arena.

The department is laser-focused on students to submit innovative ideas to premier national and international technical contests such as the STM Innovation Challenge, Smart India Hackathon, TI Design Contest, Rural Innovators Startup Conclave, Altair Global Contest, and HackwithInfy. The department is very keen on formulating the curriculum in line with the promoted technical skill set referring to the industry needs and also aligning with the policy-making of governing and private bodies such as AICTE, UGC, NASSCOM, Eduskills and ISM.



### VLSI & IoT:

- Ultra-Low Power VLSI Design for IoT Devices
- Integration of IoT Sensors and Actuators in VLSI Systems
- Energy-Efficient Circuit Design for IoT Applications
- IoT Edge Computing and VLSI Implementations
- Security and Privacy in VLSI-based IoT Systems
- Custom ASIC Designs for IoT Sensor Nodes
- VLSI-IoT Devices Energy Harvesting Techniques
- Embedded ML and AI for IoT on VLSI Chips.



### AI & ML:

- Multi-Chip Module (MCM) Packaging AIML & VLSI:
- AI/ML Hardware Accelerators for VLSI Systems
- Neuromorphic Computing and VLSI Implementation
- Edge Computing & VLSI Integration for AI Applications
- Hardware Machine Learning Algorithms for VLSI Design
- VLSI-based Deep Learning Accelerators
- Energy-efficient AI/ML Hardware Design for IoT Devices
- Reconfigurable Hardware Platforms for Data Science and ML
- Advanced developments in AI/ML applications
- Hardware Security for AI/ML Models in VLSI Systems



### Semiconductor Packaging:

- Advanced VLSI Packaging Technologies
- 3D Integrated Circuit Packaging
- System-in-Package (SiP) Design and Integration
- Fan-Out Wafer Level Packaging (FOWLP)
- Flip-chip and Chip-on-Board Packaging
- Interconnects and Micro-bumps for VLSI Packaging
- Wafer-Level Chip Scale Packaging (WLCSP)
- Thermal Management in VLSI Packaging
- Electrical and Mechanical Reliability of VLSI Packages
- Wire Bonding and Die Attach Techniques
- VLSI Packaging Materials and Substrates



### Devices & circuits:

- Compact device modeling for energy efficiency
- Quantum electronics, Ballistic transport mechanism
- Emerging devices & characteristics (FINFETS, TFET)
- Beyond CMOS –III-V HEMT, Ga2o3 & UWB Semiconductor
- 2D, 3D Materials graphite, CNT-FETS & Nanotubes, SETs & spintronics.
- Flexible electronics & wearable devices
- Energy storage, High-efficiency solar cells
- Analog, digital, mixed-signal VLSI circuits
- System on chip, Bio electronics
- Reconfigurable circuits & optimizing techniques
- HDL-based FPGA design, testing, and verification



### Communication:

- 5G and 6G Standardization and Roadmaps
- Massive MIMO and Beam forming in 5G & 6G Systems
- Ultra-Reliable Low Latency Communications in 5G & 6G
- Edge Computing and Mobile Edge Computing in 5G & 6G
- Wireless Network Resilience and Reliability for 5G & 6G
- Satellite Integration and Space-based Communications
- 6G Use Cases and Beyond Future Applications and Services.



### Nano Materials:

- Biomaterials & Bio sensing
- Materials for energy storage conversion
- Computational material science and modeling
- Surface engineering thin film & coating
- Emerging materials and the latest technologies
- High Speed Materials for Photonics & Electronics
- Materials for green energy storage
- Materials for Sustainable Development

# Keynote Speakers



**Prof. Madhavan Swaminathan**  
Department Head of Electrical Engineering,  
William E. Leonhard Professor  
Penn State University, USA



**Prof. Douglas Werner**  
School of Electrical Engineering and  
Computer Science, Electrical Engineering  
Penn State University, USA



**Prof. Arun Chandrasekhar**  
Product design Engineer,  
Intel Bangalore & Adjunct Faculty,  
IISC Bangalore, India



**Prof. S P Duttagupta**  
Associate Professor, Electrical Engineering  
Indian Institute of Technology Bombay,  
Mumbai, India



**Prof. Yalagala Bhavani Prasad**  
Electronic & Nano scale Engineering  
University of Glasgow, Glasgow City,  
Scotland, United Kingdom



**Prof. Asral Bahari Jambek**  
Head, Centre of Excellence in  
Micro Systems Technology (MiCTEC)  
University Malaysia, Malaysia



**Prof. Anil Kumar Vuppala**  
International Institute of  
Information Technology (IIIT)  
Gachibowli, Hyderabad, India



**Prof. Rohit Sharma**  
School of Electrical Engineering  
and Computer Science  
IIT Ropar, India

## Programme Committee

### Prof. Shiv Govind Singh

Professor, Department of Electrical Engineering,  
Indian Institute of Technology Hyderabad - India

### Prof. Sanket Goel

Professor & Dean, Research and Innovation,  
BITS Pilani Hyd Campus, Hyderabad, India

### Prof. Parikshit Sahatiya

BITS Pilani Hyd Campus, Hyderabad, India

### Prof. Narasimha Sarma N V S

Director, IIIT Trichy, Tamilnadu, India

### Prof. Naresh Kumar Emani

Indian Institute of Technology Hyderabad,  
Kandi, Telangana, India

### Prof. Praveen Kumar, PhD

Professor, Department of Materials Engineering,  
Indian Institute of Science, Bangalore -India

### Prof. Andre Gallant

Professor, Director du laboratories Dynamism,  
University de Moncton, Canada

### Prof. Durgamadhab Misra

Professor and Chair, Electrical and Computer  
Engineering, New Jersey Institute of  
Technology, Newark, New Jersey, USA

### Prof. Sanjay Ranka

University of Florida, USA

## Technical Advisory Committee

### Prof. Rohit Sharma

School of Electrical Engineering and Computer  
Science, Penn State University, USA

### Prof. Yalagala Bhavani Prasad

Electronic & Nano scale Engineering),  
University of Glasgow, Glasgow City, Scotland,  
United Kingdom, G12 8QQ

### Dr. Avinash Yadlapati

Senior Manager, Intel Corporation,  
Penang, Malaysia.

### Prof. Subhendu Kumar Sahoo

EEE, BITS-Pilani, Hyderabad Campus,  
Shameerpet, Hyderabad, India

### Prof. Sreehari Rao Patri

Department of Electronics & Communication  
Engineering, NIT, Warangal, India.

### Mr. Narendra Korlepara

Sr. Director, Synopsys Hyderabad,  
Hyderabad, Telangana, India.

### Dr. Sankalp Singh

University Program Specialist,, Synopsys  
Academics Research Alliances (SARA),  
Synopsys, Hyderabad, India.

### Prof. Pandurang V Ashrit

Faculty of sciences, University of Moncton,  
New Brunswick, Moncton, Canada.

## Steering Committee

### Dr. K Lakshmi Prasad

Director, B V Raju Institute of Technology,  
Narsapur, Medak dist., Telangana, India.

### Dr. Sanjay Dubey

Principal, B V Raju Institute of Technology,  
Narsapur, Medak dist., Telangana, India.

### Dr. B.R Sanjeev Reddy

Professor & Head, Department of ECE,  
B V Raju Institute of Technology, Narsapur,  
Medak dist., Telangana, India

### Convener:

**Dr. T. Vasudeva Reddy**, Associate Professor,  
Dept. of ECE, B V Raju Institute of Technology,  
Narsapur, Medak dist., Telangana, India.

### Co-Conveners:



**Dr. K. Madhava Rao**, Assistant Professor,  
Dept. of ECE, B V Raju Institute of Technology,  
Narsapur, Medak dist., Telangana, India.

**Dr. N. Mohan Kumar**, Professor, Dept. of ECE,  
B V Raju Institute of Technology, Narsapur,  
Medak dist., Telangana, India.

### Executive Committee

**Dr. Chinnaiah. M.C.**, Professor, Dept. of ECE,  
B V Raju Institute of Technology, Narsapur,  
Medak dist., Telangana, India.

**Dr. Prabhakar Rao**, Professor, Dept. of ECE,  
B V Raju Institute of Technology, Narsapur,  
Medak dist., Telangana, India.



**Internal Committee** ▶

Dr. Dodde Hari Krishna  
Dr. Jayshree Das  
Dr. Shaik Shafi  
Dr. Syed abudhagir  
Dr. Apurva kumari  
Dr. B. Anupama  
Dr. Pavan Kumar  
Dr. K Ram Babu  
Dr. Krishnapavan  
Dr. Venkata Rao  
Dr. Bokka Naveen  
Mr. Ramesh Deshpande  
Mr. B. Naresh Kumar

Mr. T P kausalya Nandan  
Mr. Mudasar Basha  
Mr. B. Anil Kumar  
Mr. R. Anirudh Reddy  
Mr. K. Charan Kumar  
Mrs. Sai Prasanna  
Mr. J. Kishore  
Mr. P. Rajesh Kumar  
Mr. J. Ashok Kumar  
Mr. Gnaneshwarachary  
Mr. E. Bharat Babu  
Mrs. M. Anusha  
Mrs. Divya Vani

Mr. D Srikar Mrs. Sangeetha  
Mr. P. Suubramanya Raju  
Mr. Ramesh Kumar Reddy  
Mr. Syed Munavvar Hussain  
Mrs. Ch. Vandana  
Mr. Ch Rama Rao  
Mr. M. Bhargav M  
Ms. T. Keerthi  
Mrs. Asha Rani  
Mrs. P. Sravani

#### Submission guidelines

The abstracts/extended abstracts must be submitted through Microsoft Conference Management Tool Kit (CMT). Each author confirms that he/she is aware of the publication ethics & malpractice statement and the privacy policy of the event. Next, every Submission will undergo peer review process by at least 2 reviewers and the decisions along with the reviewer comments will be communicated to the corresponding author in due course. The authors are expected to have significant contribution in the article and must meet the guidance of Taylor and Francis publications. The minimum paper length is 5 pages. Authors with more than 5 pages should pay INR 500 or 10 USD per page.

**Paper format: Taylor & Francis**

<https://shorturl.at/ekqKW>

**Submission link:**

<https://cmt3.research.microsoft.com/SMARTconf2024>.

#### Step 3: Payment:

SCAN

#### Payment Details

A/c details: 7667253114  
INDIAN BANK, BVRIT CAMPUS  
IFSC Code: IDIB000N1830  
Name: IEEE MTTs BVRIT  
STUDENT BRANCH CHAPTER  
Pay Directly to (UPI):  
ieemtsbvrit@indianbk



#### Venue:

**Department of ECE**

**B. V. Raju Institute of Technology**

Vishnupur, Narsapur, Medak District – 502313.  
Greater Hyderabad, Telangana, India.



#### Contact us@

Mail us@ [smart2024@bvrit.ac.in](mailto:smart2024@bvrit.ac.in)

Website: <http://smart2024.bvrit.ac.in/>

#### Convener:

**Dr. T. Vasudeva Reddy** : +91 94927 34890

Co-Conveners:

**Dr K Madhava Rao**: +91 80964 86353

**Dr. Mohan Kumar N** : +91 99525 68182

